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In the last years, there is a trend towards net-
works and network applications implemented with
embedded consumer devices. The complexity of
modern wired and wireless networks is increasing
to support a wide variety of services. Additionally,
increased interaction with the environment (e.g., in
wireless networks) has increased the dynamism of
the data access pattern in network applications.
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of hardware and middleware components; in order
to deliver the required functionalities without
increasing complexity too much and keeping a short
time to market. This has led to an increased reliance
on Dynamic Data Types (DDTs from now on).
DDTs are structures, which allow data to be
dynamically allocated and deallocated at run-time
(releasing the memory they occupied back to the
Operating System, when it is no longer needed)
and provide an easy way for the designer to connect,
access and process data [29]. They can cope, in the
most eﬃcient way, with the variations of run-time
needs (e.g., network traﬃc, user interaction) and
the massive amounts of data processed and stored.
Various factors contribute to the dynamism of
network applications. Depending on the input of
the application, the diﬀerent functions and the num-
ber of times that they are executed diﬀer. The size of
the data storage, needed for these functions, varies
as well. Therefore, dynamically adjustable storage
is necessary, allowing to free memory when it is no
longer needed. A static memory allocation at com-
pile time is not eﬃcient at all, because the worst case
situation has to be assumed in the beginning and
implemented for the whole execution time. There-
fore, especially in embedded systems, where memory
is a scarce resource, dynamic memory allocation and
management is required. If not, far more memory
space would be occupied than really needed at run-
time. The data structures used to implement
dynamic memory allocation are the Dynamic Data
Types (DDTs). The most common examples of
DDTs are single and double linked lists.
On the one hand, ineﬃcient use of the DDTs
results in performance losses by adding computa-
tional overhead to the internal DDT usage mecha-
nisms. On the other hand, each access of the
DDTs to the physical memory (where the data is
stored) consumes energy. Energy consumption is
the limiting factor in the amount of functionality
that can be placed in these devices, because portable
computers like PDAs and notebooks using wireless
communications rely on limited battery energy for
their operation. These two factors cannot be opti-
mized with the same DDT implementation (i.e., a
fast DDT is not always the most energy eﬃcient,
as is shown in the experimental results in Section
5) and the designer must be able to choose a bal-
anced DDT implementation, in order to achieve
the required performance in every case, while mini-
mizing the energy consumption.In the embedded systems community, designers
deal with data management at diﬀerent levels of
abstraction, ranging from abstract data types and
dynamic memory allocation down to the storage
of data at the register level. In order to achieve large
reductions in energy consumption, memory foot-
print and/or execution time, optimizations at the
data structure level are needed. Apart from the
memory used to store the data records, the internal
mechanisms of the DDTs add memory overhead to
create their own internal structures and access
mechanisms. Nevertheless, they can achieve great
memory footprint gains in comparison to a stati-
cally allocated, compile-time memory solution [18].
A dynamic network application consists of vari-
ous functions and concurrent tasks. Each function
(or task) accesses and processes its own set of data
in diﬀerent ways and patterns, leading to a complex
overall dynamic behavior. Each set of data is
assigned to a speciﬁc DDT. The ﬁnal decision about
the optimal combination of the diﬀerent DDTs that
should be implemented in the network application,
is inﬂuenced of this complex algorithmic-based
dynamic behavior. Therefore, no general, domain-
speciﬁc, optimal solution exists but only custom,
application-speciﬁc ones. Additionally, the diﬀerent
conﬁgurations available to networking applications
add one more layer of complexity and demand fur-
ther customization of the DDTs to achieve optimal
results. Thus, the decision should be in accordance
to both the application’s algorithmic-based dynamic
behavior and the dynamic behavior inﬂuenced by
the network conﬁguration. Finally, the system
design restrictions also have to be met. This decision
requires a very complex exploration task. A system-
atic, step-by-step methodology is needed to help the
designer to make the right trade-oﬀ choice for each
DDT in the networking application.
This exploration should not be taken lightly
without the proper methodology and tool automa-
tion support. To develop and test n diﬀerent DDT
implementations manually, one would have to
rewrite the source code of an application n times.
This procedure is not applicable to realistic applica-
tions consisting of thousands of code lines. In addi-
tion, a way to proﬁle and extract metrics for a cost
function is also needed in order to choose optimal
solutions. Our choice of optimal solutions is based
on Pareto points, which represent an optimal imple-
mentation only if no other implementation has bet-
ter results in all the metrics, which are explored.
Thus, a point is said to be Pareto-optimal, if it is
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without worsening any other [11].
In this paper, we present a systematic and auto-
mated methodology to perform DDT reﬁnement
of any given network application, with any network
conﬁguration, using Pareto-optimal trade-oﬀs. This
gives the designer a way to improve performance
and energy consumption at a high abstraction
design level without considering any changes in
the hardware and the functionality of the applica-
tion. More speciﬁcally the innovations in this paper
are focused on:
• Network conﬁguration sensitivity: Our proposed
methodology provides for the ﬁrst time optimiza-
tions, which are sensitive to the speciﬁc conﬁgu-
ration of the network (and not just to the
application).
• Multi-objective optimizations: Instead of focus-
ing on a single metric, we provide for the ﬁrst
time optimization solutions for (up to) four
diﬀerent metrics, including energy consump-
tion, memory accesses, performance and memory
footprint.
• Fully automated exploration: For the ﬁrst time,
we produce a systematic exploration framework
which is consistently automated by a set of tools.
With the use of our proposed methodology and
automation support, we manage to reduce signiﬁ-
cantly the targeted metrics. Also, we manage to
reduce dramatically the design time of our explora-
tion by pruning the available solution space during
one of the steps of our proposed methodology
(according to the metric that we want to optimize).
The remainder of the paper is organized as follows.
In Section 2, we provide an overview of the related
work. In Section 3, we deﬁne the basic search space
of available DDT solutions. In Section 4, we present
our proposed systematic Dynamic Data Type
reﬁnement methodology for network conﬁgura-
tions. In Section 5, the case studies are introduced
and the obtained simulation results are analyzed.
Finally, in Section 6 we draw our conclusions.
2. Related work
Data management and data optimizations for tra-
ditional (i.e., non-dynamic) embedded applications
have been extensively studied in the related literature
[6,12,15,28]. The work presented in [5,24] are good
overviews about the vast range of proposed tech-niques to improve memory footprint and decrease
energy consumption in statically allocated data.
Also, from the methodology viewpoint, several
approaches have been proposed to tackle this issue
at the diﬀerent levels of abstraction (e.g., memory
hierarchies), such as the Data Transfer and Storage
Exploration (DTSE) methodology [7]. However, in
modern dynamic applications the behavior of many
algorithms is heavily determined by the input data.
This often means that multiple and completely diﬀer-
ent execution paths can be followed, leading to com-
plex, dynamic data usage according to the behavior
of the users. Therefore, our approach focuses on
optimizing the Dynamic Data Types for modern net-
work application with run-time memory allocation
needs, contrary to the aforementioned static (i.e.,
compile-time) data allocation optimizations.
In general-purpose software and algorithms
design [1,3,29], primitive data structures are com-
monly implemented as mapping tables. They are
employed to accomplish software implementations
with high performance or with low memory foot-
print. Additionally, the Standard Template C++
Library (STL) [26] or other proposed templates
[19] provide many basic algorithms and data struc-
tures needed for implementing dynamic data struc-
tures in a general context. For embedded system
software, several transformations of data structures
for compilers have simpliﬁed local loops in impera-
tive programs [22]. Nevertheless, none is suitable for
exploration of complex dynamic data structures
used in modern wired and wireless network applica-
tions, because they handle only very simple data
structures (e.g., arrays or pointer arrays), which
mostly focus on performance.
More attention is paid to energy consumption
and other embedded systems criteria in [9,14,17].
A fast, stepwise, cost-driven, and automated explo-
ration and reﬁnement is proposed in [2,17] for mul-
timedia applications at system level, which operate
on large and irregular data structures that typically
exist in this application domain. We tried to use the
same exploration for network applications (which is
the context of this paper) but we realized that
contrary to multimedia applications, we could not
ﬁnd a universally good DDT solution per applica-
tion (regardless of the conﬁguration of the applica-
tion). Contrary to multimedia applications, which
mostly have a sequential access behavior of the
DDTs, in network applications the access behav-
ior of the DDTs changes considerably (in some
cases even completely) with diﬀerent conﬁguration
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step of exploration, which was related to network-
sensitive criteria in order to arrive at optimal
Dynamic Data Types. Some of these criteria include
the number of nodes in a network, throughput, etc.
(see Section 4 for more details).
The work presented in this paper is more related
to [30–32]. However, there are major diﬀerences to
the work presented there. First of all, we concen-
trate on data structure optimizations in the context
of various network applications. We extend the
range of applications, without being limited to a
speciﬁc hardware network router. In fact, in this
paper we use a network routing application, a con-
text switching application, a network ﬁrewall and a
network scheduling application, which are indepen-
dent of speciﬁc hardware implementations. Sec-
ondly, we analyze the software implementation of
energy eﬃcient data structures, as opposed to
explicitly designing and using speciﬁcally conﬁgured
physical memories. In our context, we assume that
the embedded platform is already designed and that
our Dynamic Data Types, which are tuned to the
network application, are incorporated in the mid-
dleware on top of the given platform hardware.
Thirdly, we extend considerably the exploration of
the Dynamic Data Type design space. This exten-
sion is done by adding the factor of network conﬁg-
uration to explore the search space more
consistently (see Section 4 for more details). Our
approach studies the optimizations and possible
trade-oﬀs related to additional design metrics that
are key factors in embedded systems, such as low-
energy consumption and memory accesses, on top
of the usual ones, namely performance and memory
footprint. Finally, we support the whole methodol-
ogy ﬂow for the ﬁrst time with fully automated
tools, which reduce signiﬁcantly the design time
needed for the optimizations.
3. Dynamic data type search space
A DDT is a software abstraction by means
of which we can manipulate and access data.
The implementation of a DDT has two main
components:
• It has storage aspects that determine how data
memory is allocated and freed at run-time and
how this memory is tracked.
• It involves an access component. This means that
once the data is stored in the memory, it stillneeds to be accessed from within the algorithm.
These two components have a big inﬂuence on
performance.
Even though the number of DDT basic building
blocks is as such limited, developers tend to write
custom DDTs for each application. Therefore, the
number of alternatives are limited to the developer’s
skill and the available time to implement each one of
them. We have developed and used 10 diﬀerent DDT
implementations for our exploration and ﬁnal reﬁne-
ment. We chose not to use the tree data type in our
exploration, because previous experimental results
[17] have proven that their poor locality provides
very bad energy eﬃciency results. Also, we explored
only data types that are allocated and deallocated
dynamically at run-time (through malloc/free
and new/delete operands). The more complex
DDTs were created by using the basic DDTs, their
variations and multi-layer combinations of them:
Basic DDTs:
• Array (AR): is a set of sequentially indexed ele-
ments of type T. Each element of the array is a
record of the application.
• Single Linked List (SLL): is a single linked list of
vectors of type T. Each element of the list is con-
nected with the next element through a pointer.
• Double Linked List (DLL): is a double linked list
of vectors of type T. Each element of the list is
connected with the next and the previous element
with two pointers, one pointing to the previous
element and one to the next.
Variations of Basic DDTs:
• Pointer (P): in the pointer variation of each basic
DDT, the record of the application is stored out-
side the DDT and is accessed via a pointer. This
leads to a smaller DDT size but also to an extra
memory access to reach the actual data. All
DDTs used in our exploration comply to this
variation except the simple array.
• Roving Pointer (O): The roving pointer is an aux-
iliary pointer helping us to access a particular ele-
ment of a list with less accesses. For example, for
an array if you access element n + 1 immediately
after element n, your average access count is
1 + 1 instead of n/2 + 1.
Then, these simple DDTs can be combined in
multi-layered structures that oﬀer a compromise
Table 1
The diﬀerent DDT implementations used
Abbreviation Description
SLL(AR) ‘‘Pointer’’ single linked list of arrays
SLL(ARO) ‘‘Pointer’’ single linked list of arrays (roving
pointer)
DLL(AR) ‘‘Pointer’’ double linked list of arrays
DLL(ARO) ‘‘Pointer’’ double linked list of arrays (roving
pointer)
SLL ‘‘Pointer’’ single linked list
SLL(O) ‘‘Pointer’’ single linked list (roving pointer)
DLL ‘‘Pointer’’ double linked list
DLL(O) ‘‘Pointer’’ double linked list (roving pointer)
AR Simple array
AR(P) ‘‘Pointer’’ array of pointers
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can be seen in Table 1). For instance, a ‘‘pointer’’
linked list of 100 elements has an access count of
51, while a ‘‘pointer’’ single linked list of arrays
(10 list elements and 10 array elements) has an
access count of 3.5. The trade-oﬀ of the second
DDT, which is faster, is that it requests more mem-
ory from the system and is more diﬃcult to be main-
tained. Table 1 presents the DDTs, which are used
in our exploration. Their corresponding average size
and average number of accesses, which are needed
to access a random element of the DDT (i.e., ran-
dom access count) or to access the next element in
the DDT (i.e., sequential access count), are pre-
sented in Table 5 in Appendix A.
Generally, the factors that inﬂuence the overall
performance of the memory system are the amount
of memory accesses, the optional auxiliary mecha-
nisms to access the data (e.g., pointers, roving
pointers) and the access pattern based on the imple-
mented algorithm and its conﬁguration. The dissi-
pated energy is related to the accesses to memory
and the memory size that DDTs occupy [20]. The
energy consumption per memory access increases
with the size of the memory. Hence, energy can be
saved either by reducing the number of memory
accesses, or by reducing the memory footprint of
the DDTs, thus storing data into smaller (less
energy hungry) memories. Of course, by doing both
at the same time, the energy consumption is reduced
much more.
The memory accesses measured are the ones
made by the DDTs to access the allocated data of
the application [8]. No accesses to instruction mem-
ories are measured in the context of this paper. Sep-
arate, complementary methodologies can be used, in
addition to our work, to reduce the energy of theinstruction memory [4]. In the context of this paper,
the energy estimations are calculated using the
model in [25] and concern the energy dissipated by
the memory. This model depends on memory foot-
print factors (i.e., memory size, internal structure
of banks and sub-banks, memory leaks, working
time of the memory and technology) and energy
consumption factors created by memory accesses
(i.e., number of memory accesses, energy consump-
tion in active mode, size of the memory and technol-
ogy). In the results presented in this paper (Section
5), we have employed the 0.13 lm technology node.
Nevertheless, it is possible to easily change, in a
modular way, this feature and others related to
the memory hierarchy (e.g., memory sizes, number
of memories, etc.) and memory model. In the con-
text of this paper, we calculate energy consumption
for a ﬂat memory hierarchy (i.e., consisting of a sin-
gle on-chip SRAM).
4. Dynamic data type reﬁnement methodology
4.1. Methodology overview
Our methodology enables the systematic reﬁne-
ment of Dynamic Data Types for network applica-
tions, implemented in embedded systems. Our
systematic approach is supported by a number of
tools to fully automate the whole process (as shown
in Fig. 1). It is able to handle the exploration of
more than one data structure in each application,
thus providing a proposed combination of DDTs
for the implementation of each data structure
(e.g., for an application with three diﬀerent data
structures our framework might propose a combi-
nation of: a single linked list for the ﬁrst one, a poin-
ter double linked list for the second one and a
simple array for the third one). The whole frame-
work enables us for the ﬁrst time to automatically
explore a big number of DDT combinations for var-
ious network conﬁgurations for real-life network
applications and to be able to arrive at truly optimal
solutions.
The designer just inputs in our DDT exploration
framework:
(1) The desired network application.
(2) The design constraints of the embedded sys-
tem where the application runs and our opti-
mizations objectives.
(3) The diﬀerent network conﬁgurations that the
application uses.
Fig. 1. Tool support of the Dynamic Data Type Reﬁnement methodology ﬂow.
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is the optimal combination of DDTs that should
be implemented.
The goals of the proposed optimization method-
ology and automated exploration framework are:
• Optimized Dynamic Data Types: We reﬁne the
implementation of the Dynamic Data Types in
the applications of the embedded system and
thus reduce their memory footprint, their number
of memory accesses, their energy consumption
and increase their performance (compared to
the original implementation).
• Automated exploration: We automate the reﬁne-
ment, which is done by exploring a set of DDT
implementation from our library. The goal is to
provide automated optimizations to the embed-
ded system designer without requiring his exper-
tise in the ﬁeld of Dynamic Data Type reﬁnement.
• Reduced design time: We prune the search space
of potential solutions with a stepwise approach,
thus reducing the design time that our proposed
tool requires to provide an optimized DDT
solution.
In the following subsections we analyze in detail
the steps of the proposed optimization methodology(as shown in Fig. 2) and the way that each step is
linked with the tools of the automated exploration
framework (as shown in Fig. 1).
4.2. DDT exploration at application-level
In the ﬁrst step of our proposed methodology (as
shown in the upper part of Fig. 2), we explore the
DDTs at the application-level, in order to ﬁnd opti-
mal DDT combinations for the dynamic data access
behavior of the application under study. This means
that we ﬁnd a set of DDT combinations that have
the potential to give the best results for the applica-
tion under study regardless of the network conﬁgu-
ration of the ﬁnal implementation. The reason that
we can pinpoint these DDTs is because there are
some algorithmic characteristics of the application,
which favor some DDTs more than others. For
example, the algorithmic characteristic and conse-
quent memory accesses of a LIFO queue favors
double linked lists more than single linked lists,
because the last record of the list is always accessed.
Since we want to automate the process of pinpoint-
ing these DDTs (without wasting the valuable time
of the designer), we choose to do an exhaustive
exploration of the search space of the available
DDT solutions.
Fig. 2. Dynamic Data Type Reﬁnement methodology ﬂow.
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developed a library-based exploration framework
similar to [18,26]. We attach to each candidate
DDT of the network application a proﬁle object
and run the application for one typical input trace.
The proﬁling reveals the dominant data structures
of the application, which are then explored (typically
2–4 DDTs are accessed dynamically more than 90%
of the time, see Section 5 for more details). We need
to insert just once inside the source code the adequate
instrumentation in order to link each dominant data
structure of the network application with our C++
DDT library (as seen in the left part of Fig. 1). The
instrumentation of the code is the only step not auto-
mated, requiring the designer to manually intervene
in the code. The C++ DDT library is comprised of
10 diﬀerent DDTs (as explained in Section 3).
The instrumentation consists of typical functions
to operate the DDTs (e.g., add one more record,
access the record or remove the record). The explo-
ration is done in an automatic way by keeping the
same instrumentation and changing the DDT
implementation for each dominant data structure.
All the DDTs in our C++ library (and combina-
tions of them) are used in the exploration and are
simulated and proﬁled at run-time. The whole pro-
cedure takes from 0.8 up to 64 s per simulation for asingle DDT combination according to the applica-
tion. By using the term simulation we mean an exe-
cution of the application under study using as input
any network trace. At this point we do not need to
evaluate diﬀerent network conﬁgurations because
we want to exploit only the inherent algorithmic
characteristics of the network application.
We simulate all combinations of DDTs for the
chosen network applications. For example, if there
is one dominant data structure, we have to simulate
10 times, one time for each diﬀerent DDT. If there
are 2 dominant data structures, then we have to sim-
ulate 100 times (i.e., 10 diﬀerent DDTs for the ﬁrst
dominant data structure combined with 10 diﬀerent
DDTs for the second dominant data structure). If
there are 3 dominant data structures, then we have
to simulate 1000 times (i.e., 10 diﬀerent DDTs for
the ﬁrst dominant data structure, combined with
10 diﬀerent DDTs for the second dominant data
structure, combined with 10 diﬀerent DDTs for
the third dominant data structure).
4.3. Pruning of the DDT results
After the exhaustive exploration of DDTs at the
application-level, we prune the best DDT solutions
(as shown in the middle part of Fig. 2) according
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to the metric (or metrics for multi-objective optimi-
zations). This means that we select only a small sub-
set of DDT combinations out of all the available
DDT combinations. We apply two criteria in order
to discard DDT combinations:
(1) If an implementation of a DDT combination
exceeds the constraints of our embedded sys-
tem design, this combination is discarded.
For example, if we have a constraint of 4
MB memory in our embedded system design
and the exploration at the application-level
supplies a combination of DDTs, which uses
5 MB, we reject this combination.
(2) If we want a single objective optimization
(e.g., just energy eﬃciency), we can discard
90% of the DDT combinations that give the
worst results for this metric (i.e., energy).
For multi-objective optimizations of two,
three or four optimization objectives we can
discard 80%, 60% and 20%, respectively of
the DDT combinations that give the worst
results for all the metrics that are involved in
the optimization. For example, if we want to
optimize for energy eﬃciency and perfor-
mance, we discard 80% of the DDT combina-
tions that have the worst energy eﬃciency and
the worst execution time.
This pruning step reduces the available search
space that is explored in the next step (i.e., explora-
tion at network conﬁguration-level) and is needed in
order to reduce the total design time of the whole
exploration. For example, if we evaluate in the ﬁrst
step that there are 2 dominant DDTs in our applica-
tion, then we do the exploration at application-level
and simulate the combination of 10 diﬀerent DDT
solutions for each dominant DDT. Therefore, the
exhaustive exploration at the application-level
requires 100 simulations, which provides us with
100 DDT combinations. With the use of our prun-
ing script (as seen in the lower left part of Fig. 1)
we discard 80 DDT combinations (for an energy
and performance optimization). Therefore in the
end we remain with 20 possible solutions, which
we explore further in the next step of our methodol-
ogy (i.e., exploration at network conﬁguration
level).
Note that the percentages of the DDT combina-
tion that we can prune (according to the number of
objectives that we want to optimize concurrently) isnot random. After exhaustive experimental results,
we evaluated that the best 10%, 20%, 40% and
80% of the available DDT combinations always give
us the best results for a speciﬁc application doing
optimizations for one, two, three and four metrics
respectively. We realized that the other DDT combi-
nations are non-optimal regardless of the network
conﬁguration. Still we do not know which speciﬁc
DDT implementation (out of the DDT combina-
tions that were not pruned) is the optimal for a spe-
ciﬁc network conﬁguration.
4.4. DDT exploration at network conﬁguration-level
In the last step of our proposed methodology (as
shown in the lower part of Fig. 2), we explore the
DDTs at the network conﬁguration-level. Even
though we manage to prune heavily the available
DDT search space in the previous step, we do not
manage to select the optimal DDT combination
for our multi-objective optimization. Although the
algorithmic characteristics play a signiﬁcant role
on the optimal DDT selection (i.e., these character-
istics enable the pruning in the ﬁrst place), the net-
work conﬁguration has the ﬁnal word on which
DDT combination we should choose.
Diﬀerent network conﬁgurations (in addition to
algorithmic characteristics of the application)
account for the second reason why network applica-
tions access data in diﬀerent ways (and thus require
diﬀerent optimal DDT combinations). For example,
a routing application accesses data diﬀerently; if it is
conﬁgured for a classroom with 30 seats (i.e., up to
30 network nodes) or if it is conﬁgured for a confer-
ence room with 4 seats (i.e., up to 4 network nodes).
In the context of this paper, when we refer to a spe-
ciﬁc network conﬁguration we mean a range of net-
work parameters. Therefore, we explore between
the conﬁguration of a small network (i.e., 2–4
nodes) and a big network (i.e., 20–30 nodes). How-
ever, the exact exploration of parameters (e.g.,
exploring for an exact number of nodes), which
can easily change during run-time, is out of the con-
text of this paper.
The general network conﬁgurations, which are
important for the DDT exploration, are: the maxi-
mum number of nodes in the network, the maxi-
mum throughput of the network and the typical
packet sizes used (e.g., Maximum Transmission
Unit packet size and Acknowledgement packet
size). Finally, other network parameters, which are
used for the DDT exploration, are application-spe-
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tree size) is an important parameter for the IPv4
routing application and aﬀects greatly the DDT
exploration. Other examples are the level of fairness
used in the Deﬁcit Round Robin scheduling appli-
cation (i.e., Quantum) and the number of rules acti-
vated in a ﬁrewall application (case studies are
presented in Section 5). Note that all these conﬁgu-
rations are known at design time or are calibrated
periodically and do not change at run-time.
This exploration step requires input traces, which
are typical for the network conﬁguration. These net-
work traces usually contain the activity of a whole
week for a certain network and consist of several
Gigabytes of data. With the help of our tool, we
parse these input traces and extract automatically
the parameters of the network. In order to test the
validity of our results, we use a total of 10 traces
from 8 diﬀerent networks. The ﬁrst three networks
came from the National Laboratory for Applied
Network Research [23] and originate from the total
campus and satellite buildings activity. The rest
come from Dartmouth University’s collection of
wireless network traces [16] on the corresponding
campus buildings (an example of these traces can
be seen in Fig. 3).Fig. 3. Wireless network traces from ﬁve diﬀeThe above network conﬁgurations, and conse-
quently their traces, come from wired and wireless
networks. Also, the number of maximum nodes dif-
fer from trace to trace, as does the time when the
traces were taken and the data transfer rates. This
results in diﬀerent traﬃc patterns that inﬂuence
the dynamic behavior of the tested applications,
contributing to a wider and more appropriate explo-
ration. For example, a MTU (i.e., Maximum Trans-
mission Unit) packet of bigger size can lead to
bigger DDT elements, while more users (i.e., nodes
in the network) could lead to more elements,
depending always on the functionality of each appli-
cation. Some of the variations between the network
conﬁgurations are presented in Table 2.
To automate this exploration step we have devel-
oped an extension to our DDT exploration frame-
work. The ﬁrst part of the tool (written in Perl)
can recognize automatically the diﬀerences between
the various network conﬁguration implementations.
This is done by parsing the available network traces
and extracting the network parameters from the raw
data in the traces. Then, the second part of the tool
(written in C++) can automatically do the DDT
implementation for all the diﬀerent network conﬁg-
urations in the application.rent Dartmouth University’s buildings.
Table 2
Range of network conﬁgurations that were explored
Trace characteristics Range
Max. number of nodes 16–100
Average daily traﬃc 1.8–12.4 GB
Average packet size 405 B–22 KB
Data transferred by 50,000
packets
36 MB–1.1 GB
Access points (in wireless
networks)
2–13
Transfer rate (of the 50,000
packets used)
3.3–101.2 Kbps (wireless
networks)
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combinations of the previous step and simulate each
one of them for the diﬀerent network conﬁgura-
tions. For example, this means that we perform
approximately 80 simulations, if we explore for 4
diﬀerent network conﬁgurations in an application
with 2 dominant data structures for 2 optimization
objectives (i.e., 20% of 100 DDT combinations
equals 20 DDT combinations. Twenty DDT combi-
nations times 4 diﬀerent network conﬁgurations
equals 80 simulations). If we had not reduced theTable 3
Reduction of total simulations needed to explore the design space
for 2 optimization objectives (namely, energy vs. performance or
mem. footprint vs. mem. accesses)
Network
applications
Exhaustive
simulations
Reduced
simulations
Pareto-
optimal
1. Route 1400 271 7
2. URL 500 110 4
3. Firewall 2100 546 6
4. Scheduling 500 60 3
Fig. 4. (a) Performance vs. energy Pareto space of the URL applicatiexploration space in the previous step, we would
have had to perform 400 simulations. Reduction
of total simulations needed to explore the design
space for 2 optimization objectives for all the net-
work applications can be seen in Table 3.4.5. Output of our exploration framework
The output of our exploration framework is
either a single optimal DDT (if a single optimization
objective was requested, for example energy) or a set
of Pareto-optimal DDTs (if a multi-objective opti-
mization was requested, for example energy vs. per-
formance as seen in Fig. 4). Hence, instead of giving
the designer a single DDT combination, our Pareto
Point Analyzer (as seen in the lower right part of
Fig. 1) parses all the DDT combinations from the
previous step and gives a Pareto-optimal set, repre-
sented by a Pareto curve (also known as Pareto
frontier). Every point in the set is better than any
other solution in at least one metric. That is, it con-
sumes, for example, the least energy under a given
time constraint or it ﬁnishes earlier under a given
memory footprint constraint of the embedded sys-
tem. Thus, design constrains can be implemented
directly in the exploration approach and get the best
trade-oﬀs from the ﬁnal DDT implementation. The
achieved trade-oﬀs that we produce by applying our
methodology in the four applications (see Section 5)
are presented in Table 4. Therefore, Table 4 is an
overview of all the experimental results, within the
context of this paper.
The Pareto space of all the solutions are selected
and our tool produces graphically the Pareto curveson, (b) Pareto-optimal points for performance vs. energy graph.
Table 4
Trade-oﬀs achieved among Pareto-optimal points
Application Energy (%) Execution time (%) Memory accesses (%) Memory footprint (%)
1. Route 90 20 88 30
2. URL 52 13 70 82
3. IPchains 38 3 87 63
4. DRR 93 48 53 80
Fig. 5. Pareto charts for the route application: (a) execution time vs. energy (table size 128), (b) execution time vs. energy (table size 256),
(c) accesses vs. memory footprint (BWY I).
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objective optimization. For example, three Pareto
curves can be seen in Fig. 5. The rest of the DDT
combinations are discarded (i.e., the discarded
DDT combination are not Pareto-optimal for the
speciﬁc network conﬁguration and the speciﬁc opti-
mization objectives). Now the designer has a set of
application-tuned, conﬁguration-tuned Pareto-
optimal DDT implementations (usually 3–4 diﬀer-
ent DDT combinations per network conﬁguration),
which are within his design constraints and fulﬁll
the needs of his multi-objective optimization. The
algorithm, that we implement in order to evaluatethe Pareto Curve can be found in [11]. Our experi-
mental results validate the need of this step, because
we show that diﬀerent network conﬁgurations have
diﬀerent Pareto-optimal DDT combinations
and thus there is no single, general DDT combina-
tion that serves equally well all the network
conﬁgurations.
5. Case studies and simulation results
We apply the proposed methodology to four
realistic case studies, representing diﬀerent modern
network applications, selected from a broad variety:
428 S. Mamagkakis et al. / Journal of Systems Architecture 53 (2007) 417–436the ﬁrst one is a routing application, the second one
is a context switching algorithm, the third one is a
ﬁrewall application and the fourth one is a schedul-
ing application. All applications are taken from the
NetBench Benchmarking suite [21].
In the following subsections, we brieﬂy describe
the diﬀerent dynamic data access behavior of the
four case studies (due to the diﬀerent algorithmic
characteristics). Then, we apply the proposed meth-
odology to explore the combinations of the DDTs
that provide the Pareto-optimal solutions for each
network conﬁguration, in order to minimize the
memory footprint, the number of memory accesses,
the energy consumption and the execution time. In
all of our experiments, we request a set of two
multi-objective optimizations, namely energy vs.
performance and memory accesses vs. memory foot-
print. We have chosen these 2 sets, because these are
the most contradicting optimization factors and
thus the hardest to achieve manually. The Pareto-
optimal combinations for these two sets can be seen
in Tables 6 and 7 in Appendix A. To validate the
correctness of our approach, we compared the
results of our methodology with the results obtained
from a truly exhaustive exploration (i.e., without
any pruning) and we found that they match.
The results were obtained with gcc-3.3.3 on a
Pentium4 1.6 GHz with 512 MB RAM running
Linux kernel 2.6.4. The 512 MB RAM that we use
for our simulation framework limit the number of
traﬃc traces that we can use during the simulation
of our applications. Every memory access is logged
during the simulation and this means that some
application simulations (namely DRR and URL)
run out of memory before they can ﬁnish the simu-
lation of some memory access intensive traﬃc
traces. All the performance results presented here
are average values after a set of 10 simulations for
each application, where all the ﬁnal values were very
similar (variations of less than 2%). A set of 10 sim-
ulations are needed because the internal processes of
the Linux kernel sometimes alter the measured exe-
cution time of the simulated applications.
5.1. Methodology applied to a network routing
application
The ﬁrst case study is the IPv4 routing algorithm
[10]. It implements the table lookup along with the
internet checksum for the header. It makes the
necessary changes to the IP header (e.g., to the
Time-To-Live value), then fragments the packet ifnecessary and forwards it. The routing table uses a
radix tree structure (also known as Patricia tree),
which is the data structure to hold both host
addresses and network addresses. The address being
searched for and the addresses in the tree are consid-
ered to be sequences of bits.
Each internal node represents a bit position to
test. This allows the same functions to maintain
and search one tree containing ﬁxed-length 32-bit
Internet addresses. An entry in the routing table
matches a search key, if we perform the logic func-
tion ‘‘AND’’ to the search key with the network
mask of the entry and it equals the entry itself. A
given search key might match multiple entries in
the routing table, with a single table for both net-
work route and host routes, the table must be orga-
nized so that more speciﬁc routes are considered
before less speciﬁc routes.
In the ﬁrst step, we determine, which are the
dominant DDTs of the application (i.e., the ones
that are accessed the most). Two dominant DDTs
are present in the Route application. The radix_
node structure that forms the nodes of the tree
and the rtentry structure, which holds the route
entries and contains other useful pointers. This
means that we simulate automatically a maximum
of 100 combinations of DDTs (i.e., 10 diﬀerent
DDTs for the ﬁrst dominant data structure com-
bined with 10 diﬀerent DDTs for the second domi-
nant data structure) to do the exploration at the
application-level.
After the pruning for 2 optimization objectives,
explorations are done at the network conﬁguration
level. For the simulation, 7 network conﬁgurations
are used, utilizing 7 diﬀerent networks (i.e., 2 wired
traces from [23] and 5 wireless from [16]). Addition-
ally, we do the exploration for 2 diﬀerent network
conﬁguration, which are application-speciﬁc,
namely the size of the Radix Tree (i.e., for
128 entries and for 256 entries). The maximum num-
ber of simulations for an exhaustive exploration
would have been 1400 (·7 diﬀerent networks · 2
application-speciﬁc conﬁgurations · 100 DDT com-
binations). The number of simulations using our
methodology is reduced to 271 due to the pruning
implemented according to our 2 optimization objec-
tives (we have chosen not to apply any design con-
straints). During the simulation, the log ﬁles are
created, containing detailed information concerning
the behavior of the DDTs: the number of memory
accesses, the memory footprint, the dissipated
energy and the execution time.
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with the postprocessing tool and we produce the
Pareto-optimal points for memory accesses vs.
memory footprint and execution time vs. energy
(i.e., our chosen optimization objectives). Then,
the Pareto curves are drawn (Fig. 5), giving the
designer a visual aspect of the solutions that we
found. In Fig. 5, the Pareto-optimal curves are
depicted. These curves can be produced for each
combination of metrics essential to the designer.
For example, in Fig. 5b the Pareto-optimal curve
is depicted, for routing a table size of 128 elements
and for 7 diﬀerent networks. Each network conﬁgu-
ration is represented by a curve and each point rep-
resents the combination of DDTs along with the
corresponding values concerning memory accesses,
memory footprint, dissipated energy and execution
time. For example, in Fig. 5b the Pareto-optimal
point within the solid circle is the combination of
AR/DLL DDTs, with energy dissipation 6.4 mJ,
execution time 0.2 s, memory footprint 396,042
Bytes and 5,179,083 accesses. For comparison rea-
sons, if double linked lists were used, the application
would demand 68.8% more memory footprint, 12%
more energy and 12.5% gains in execution time from
the best Pareto-optimal point of each corresponding
metric (Fig. 5b and c). We do not provide compar-
ative results with the initial DDT of the IPv4 appli-
cation (i.e., a tree). As we mention explicitly in
Section 3, the tree DDT was not modeled in our
design search space (due to its very poor locality
attributes); and thus we cannot provide consistent
comparisons with the rest of the modeled DDTs.
Trade-oﬀs can be achieved up to 90% for the dis-
sipated energy, 20% for the execution time, 88% for
the memory accesses and 30% for the memory foot-
print. Comparing these solutions with the remaining
Pareto points, which do not belong to the Pareto-
optimal curve, the gains become bigger. Particu-
larly, we experience a reduction in memory accesses
up to a factor of 8, for memory footprint up to a
factor of 12, for dissipated energy up to a factor
of 11 and for execution time up to a factor of 2.
5.2. Methodology applied to a context switching
algorithm
The second case study is URL-based switching
[21] (referred to as URL from now on), which is a
commonly used context-switching mechanism. In
URL, all the incoming packets to a switch are
parsed and switched according to the URLrequested by it. The algorithm works as follows: a
table with patterns is formed. During the initializa-
tion phase, each pattern corresponds to a speciﬁc
kind of data (e.g., to be served by a particular ser-
ver). Therefore, there is a route indicating where
packets containing similar patterns should be for-
warded to. This route is also written to the table
of patterns. During the normal execution phase of
the application, the header of each packet is parsed
and searched to ﬁnd possible similarities to a pat-
tern in the aforementioned table. Then, the packet
is forwarded to the route corresponding to the pat-
tern match that was found.
Our proposed methodology is applied to URL. In
the ﬁrst step, the dominant data structures of the
application were located. The ﬁrst one is class
StrTreeNode (in the initial implementation it
was formed with a single linked list). The second
dominant data structure is a class named Pat-
ternNode, also forming a single linked list. Then,
again the proﬁling instrumentation of our proposed
framework is inserted and the interface functions
implementing and alternating DDT combinations
and input followed. Without the application of our
pruning step (again for 2 optimization objectives),
we would simulate the application a maximum of
500 times (100 diﬀerent DDT combinations · 5 dif-
ferent networks) to explore the DDTs at network
conﬁguration level. The number of simulations using
our methodology is reduced to 110. In the third step
of our methodology, the simulation results were
again ﬁltered to get Pareto-optimal points, which
are depicted in Fig. 6.
One can compare Fig. 6 to Fig. 4 to see the reduc-
tion of the Pareto-optimal points compared to the
whole spectrum of available DDT solutions at the
beginning of the third step. Combinations of DDTs
that are not superior in at least one of the metrics
have been rejected (i.e., because they are not Par-
eto-optimal). In URL the best combination of DDTs
in terms of energy gives a 52% reduction in compar-
ison to the most energy-consuming Pareto-optimal
point. This percentage is the average of the ﬁve
traces. The corresponding reduction percentage of
time is 13%, of memory footprint 70% and of mem-
ory accesses 82%. Other combinations can take up to
double execution time to run, consume up to 30 times
more energy, have up to 4 times more memory acces-
ses and allocate up to 5 times more memory footprint
comparing to the average of the Pareto-optimal.
A comparison with the initial Netbench DDT
implementations is worthwhile (both DDTs were
Fig. 6. URL application simulated for ﬁve diﬀerent networks (curves). Pareto charts for: (a) execution time vs. energy, (b) memory access
vs. memory footprint.
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time is reduced by 20% and energy by 80%. In the
case of this application, it is very hard to pinpoint
the reason for the bad performance of the initial
DDT implementation, because for each network
conﬁguration the combination of optimal DDTs is
very diﬀerent (as can be seen in Tables 6 and 7 in
Appendix A).
5.3. Methodology applied to a network ﬁrewall
The third case study is the IPchains ﬁrewall
application [21]. The IPchains algorithm inserts
and deletes rules from the packet ﬁltering section
of the kernel. The kernel starts with three lists of
rules; these lists are called chains. Each chain is a
checklist of rules. Each rule says ‘‘if the packet
header matches certain criteria, then perform a set
of actions to the packet’’. When the rule does not
match the packet, the next rule in the chain is con-
sulted. Finally, when there are no more rules to con-
sult, the kernel looks at the chain policy to decide
what to do. In a security-conscious system, this pol-
icy tells the kernel to reject or deny the packet.
After we insert the proﬁling instrumentation of
our proposed framework, we determine the domi-
nant DDTs. Two dominant data structures are pres-
ent in IPchains, the structure ip_fw which contains
ﬁelds to be ﬁlled when adding or replacing a rule
(i.e., the source and destination IP address, name
of the interface via which the packet is received,
TOS value) and the structure ip_fwuser, which
is used when the application is calling some of the
commands of the aforementioned structure. This
results in 100 DDT combinations to be simulatedfor these two structures. Then we insert the interface
functions that enable the automated alteration of
DDTs combinations and network traces.
Seven diﬀerent networks and three application-
speciﬁc conﬁgurations (i.e., 100, 200 and 500 rules
for the ﬁrewall) were used to perform exploration
at the network conﬁguration level. Thus, for an
exhaustive exploration 2100 DDT combinations
would have been simulated (i.e., · 7 networks · 3
application-speciﬁc conﬁgurations · 100 DDT com-
binations), without implementing our pruning. The
number of simulations using our methodology is
reduced to 546. Initially, simulation with 2 wired
traces from [23] for all the combinations of DDTs,
is performed. Then, the 5 wireless traces from [16]
were used. After using our tools, results were
obtained for each combination of DDTs and with
the use of the developed parsing tool, Pareto-optimal
points for memory accesses vs. memory footprint
and execution time vs. energy have been produced.
In Fig. 7 the Pareto-optimal curves are depicted.
These curves can be produced for each combination
of metrics essential to the designer. For example, in
Fig. 7c the Pareto-optimal curve is depicted, imple-
menting 500 rules and 7 diﬀerent networks. For each
diﬀerent network we have the Pareto-optimal curve
and for each point the corresponding values concern-
ing memory accesses, memory footprint, dissipated
energy and execution time. For example, in Fig. 7c
the Pareto-optimal point within the solid circle is
the combination of SLL/DLL DDTs, with energy
dissipation 35.92 mJ, execution time 0.893 s, mem-
ory footprint 4,831,790 Bytes and 4,292,601 accesses.
For comparison purposes, opposed to the double
linked list DDT implementation, the application
Fig. 7. IPchains application. Pareto charts for execution time vs. energy: (a) 100 rules, (b) 200 rules, (c) 500 rules and (d) accesses vs.
memory footprint (BWY I).
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more energy from the best Pareto-optimal point of
each corresponding metric (Fig. 7c). In the case of
this application, it is very hard to pinpoint the rea-
son for the bad performance of the initial DDT
implementation, because for each network conﬁgu-
ration (and more speciﬁcally for each number of
rules) the combination of optimal DDTs is very
diﬀerent (as can be seen in Tables 6 and 7 in
Appendix A).
Nevertheless, we can achieve trade-oﬀs up to 38%
for the dissipated energy, 3% for the execution time,
87% for the memory accesses and 63% for the mem-
ory footprint. Apparently, when we compare these
solutions with the remaining Pareto points, which
do not belong to Pareto-optimal curve, the gains
become bigger, several degrees of magnitude. Partic-
ularly, for memory accesses up to 39, for memory
footprint up to 8, for dissipated energy up to 63
and for execution time up to 8.5.4. Methodology applied to a network scheduling
application
The fourth case study is the Deﬁcit Round Robin
(DRR from now on) fair scheduling algorithm that
is commonly used for scheduling according to avail-
able bandwidth [27]. The algorithm is implemented
in various switches currently available (e.g., Cisco
12000 series). In the DRR algorithm, the scheduler
visits each internal non-empty queue, increments a
variable called deficit (representing the amount
of data the queue can transmit) by the value quan-
tum and determines the number of bytes in the
packet at the head of the queue. If the variable
deficit is less than the size of the packet at the
head of the queue, then the scheduler moves on to
service the next queue. If the size of the packet at
the head of the queue is less than or equal to the var-
iable deficit, then the variable deficit is
reduced by the number of bytes in the packet and
Fig. 8. DRR application simulated for ﬁve diﬀerent networks (curves). Pareto charts for: (a) execution time vs. energy, (b) memory access
vs. memory footprint.
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scheduler continues this procedure to the rest of
the queues, traversing them in a round robin way.
The dominant data structures in DRR are two:
the ﬁrst is the class Packets, which is used to cre-
ate and encapsulate the information of the packets
to be scheduled in queues. The second one is the
class Deficit_node, used to create the queue
nodes, in which the packets are stored and
scheduled.
In this case study, we would simulate the applica-
tion 500 times in order to explore the DDT combi-
nations exhaustively (i.e., · 5 networks · 100 DDT
combinations). The number of simulations using
our methodology is reduced to 60. In each simula-
tion 50,000 packets were scheduled, and using ﬁve
network conﬁgurations taken from ﬁve traces of
network traﬃc from Dartmouth University [16].
After the exploration at application-level, the prun-
ing for 2 optimization objectives and the explora-
tion at network conﬁguration level, the simulation
results were again automatically ﬁltered to get the
Pareto-optimal points depicted in Fig. 8.
In DRR in terms of energy, a 93% reduction was
achieved among Pareto-optimal points. The corre-
sponding percentage of execution time reduction is
48%, of memory footprint 53% and of memory
accesses 80%. Note that these statistics come from
comparisons only among the optimal DDTs. Other
combinations can take more than double the time to
run, 30 times more energy (consumed in the
dynamic memory subsystem) and 4 times more
memory accesses than the average of the Pareto-
optimal. Seventy-nine combinations have been left
out of the above statistics calculations due to theirunacceptably high memory footprint (we considered
40 MBytes as a design constraint).
Finally, a comparison with the initial Netbench
implementation is interesting (both data structures
were initially implemented as single linked lists).
The execution time is reduced by 22% and the
energy consumption is reduced by 80%. The reason
for the bad initial implementation is that the sched-
uling application creates huge lists of many packets
and thus the memory footprint overhead of the
‘next’ pointers in each record of the linked list
becomes very big. Most of our proposed DDT com-
binations (which are arrays or arrays of lists) do not
have such a big memory footprint overhead and
thus can be put in smaller memories (and smaller
memories consume less energy per access).
6. Conclusions
In this paper, we presented a systematic
approach to explore all possible implementations
and combinations of DDTs using a novel methodol-
ogy and supporting an automation framework,
which has led to signiﬁcant improvements in terms
of energy consumption, execution time, memory
accesses and memory footprint. This methodology
shows, that the choice of an optimal implementa-
tion of a Dynamic Data Type can be ﬂexibly tuned
to the speciﬁc needs of each application (according
to algorithmic characteristics), each network con-
ﬁguration (according to the range of network
parameters), each optimization objective and each
embedded system constraint. The design ﬂow meth-
odology was veriﬁed under various conditions,
traces and DDT implementations. Furthermore, it
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methodology, signiﬁcant energy savings and perfor-
mance speedup compared to the original bench-
marks implementation without any increase inTable 5
The diﬀerent DDT implementations used
Abbreviation Sequential access count
SLL(AR) 3 · Ne + Na
SLL(ARO) 3 · Ne + Na
DLL(AR) 3 · Ne + Na
DLL(ARO) 3 · Ne + Na
SLL 3 · Ne
SLL(O) 3 · Ne
DLL 3 · Ne
DLL(O) 3 · Ne
AR Na
AR(P) 2 · Na
Ne is the number of elements in the DDT, Na is the number of element in
size of one element of type T.
Table 6
Optimal DDT combination (Pareto point for energy vs. execution time
Network conﬁgurations Applications
Route (128 size) URL
BWY I AR/DLL AR/
BWY II DLL(O)/AR AR/
COS – AR/
UFL I – AR/
UFL II – AR/
Berry AR/DLL(O) –
Brown AR/DLL(O) –
Collis AR/DLL(O) –
Sudikoﬀ DLL(O)/DLL –
Whittemore AR/DLL –
The combinations presented here are the ones with less needed time to
Table 7
Optimal DDT combination (Pareto point for memory accesses vs. mem
Network conﬁgurations Applications
Route (128 size) URL
BWY I SLL(AR)/SLL(AR) SLL(AR)
BWY II DLL(ARO)/SLL(O) SLL(O)/S
COS – DLL/DL
UFL I – DLL(AR
UFL II – SLL/DLL
Berry SLL(AR)/SLL –
Brown SLL(AR)/SLL –
Collis SLL(AR)/SLL(O) –
Sudikoﬀ SLL(AR)/SLL –
Whittemore SLL(AR)/SLL(ARO) –
The combinations presented here are the ones with less memory footprmemory footprint and memory accesses. Finally,
trade-oﬀs among the Pareto-optimal choices pro-
vide alternative solutions to the designer. In the
future, we plan to extend the exploration for energyRandom access count Average size
N e
2Na þ 3 5sw þ
N e
Na
N e
2Na þ
3Na
N e
þ 1 7sw þ N eNa  ð3sw þ sTÞ
N e
4Na þ 3 6sw þ N eNa  ð4sw þ sTÞ
N e
4Na þ
Na
5N e þ 54 8sw þ
N e
Na
 ð4sw þ sTÞ
N e
2 þ 1 4sw + Ne(2sw + sT)
N e
2 þ 1N e 6sw + Ne(2sw + sT)
4Ne + 1 5sw + Ne(3sw + sT)
N e
4 þ 2N e þ 14 7sw + Ne(3sw + sT)
1 Na · sT
2 Na(sT + sw)
the array, sw is the width of a word on the architecture and sT the
) for each network conﬁguration
IPchains (200 rules) DRR
AR DLL(O)/SLL(O) –
AR DLL(O)/DLL(O) –
AR – –
AR – –
AR – –
SLL/SLL(O) AR/AR
DLL/DLL(O) AR(P)/DLL(O)
DLL/SLL(O) AR/AR
DLL(O)/DLL(O) DLL(O)/AR
SLL/DLL(O) AR/AR(P)
ﬁnish execution.
ory footprint) for each network conﬁguration
IPchains (200 rules) DRR
/SLL SLL(O)/SLL –
LL(AR) SLL(O)/SLL –
L(O) – –
O)/SLL(AR) – –
(O) – –
AR/AR SLL(AR)/AR
AR/AR SLL(AR)/AR
AR/AR SLL(AR)/AR
AR/AR DLL(ARO)/AR
AR/AR DLL(ARO)/AR
int.
434 S. Mamagkakis et al. / Journal of Systems Architecture 53 (2007) 417–436eﬃcient DDTs with the use of complex memory
hierarchies and extend the search space for perfor-
mance-centric DDTs with the tree data structure.
Appendix A
In the appendix, we summarize in Table 5 the
average size, average sequential access count and
the average random access count of each DDT in
our library. In Table 6, we give the multi-objective
Pareto-optimal DDT combinations for all our
applications and diﬀerent network conﬁgurations.
Our objectives in this case are energy consumption
and execution time. In Table 7, we give the multi-
objective Pareto-optimal DDT combinations for
all our applications and diﬀerent network conﬁgura-
tions. Our objectives in this case are memory foot-
print and memory accesses.
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